SoC design challenges in the deep-sub micron era

Abstract

This plenary session looks at the challenges facing the SoC design world today. We will discuss two new trends and innovation areas 1. Technology, 2. Design Methodology

Publication
2008 15th IEEE International Conference on Electronics, Circuits and Systems
Avatar
Neeraj Paliwal
VP and General Manager